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a b s t r a c t
Monolithic pixel detectors integrating sensor matrix and readout in one piece of silicon are only now
starting to make their way into high energy physics. Two major requirements are radiation tolerance and
low power consumption. For the most extreme radiation levels, signal charge has to be collected by drift
from a depletion layer onto a designated collection electrode without losing the signal charge elsewhere
in the in-pixel circuit. Low power consumption requires an optimization of Q/C, the ratio of the collected
signal charge over the input capacitance [1]. Some solutions to combine sufﬁcient Q/C and collection by
drift require exotic fabrication steps. More conventional solutions up to now require a simple in-pixel
readout circuit. Both high voltage CMOS technologies and Monolithic Active Pixel Sensors (MAPS)
technologies with high resistivity epitaxial layers offer high voltage diodes. The choice between the two
is not fundamental but more a question of how much depletion can be reached and also of availability
and cost. This paper tries to give an overview.
& 2015 CERN for the beneﬁt of the Authors. Published by Elsevier B.V. This is an open access article under
the CC BY license (http://creativecommons.org/licenses/by/4.0/).
1. HEP requirements: radiation tolerance and power
consumption
Monolithic detectors offer advantages in terms of detector
assembly, production cost and detector capacitance, and are pro-
mising not only for pixel detectors but also for full tracking
detectors. Despite these advantages the default in high energy
physics is still the hybrid approach with sensor matrix and readout
electronics implemented in two separate pieces of silicon, and
connected by either ﬂip-chip bump bonding or by wire bonding.
So far monolithic pixel detectors have only been adopted in two
high energy physics experiments: the Depleted P- Channel Field
Effect Transistor (DEPFET) [2] pixels in Belle-II [3] and MAPS in STAR
[4]. In both cases the readout is relatively slow (row by row), which
is not always applicable. Monolithic detectors are not yet installed
in the Large Hadron Collider or LHC, but they are considered for
upgrades, for the ALICE ITS upgrade and for detectors in new
accelerators like the Compact Linear Collider (CLIC) and Interna-
tional Linear Collider (ILC). Radiation tolerance and power con-
sumption require collection by drift and sufﬁcient Q/C [1]:
1.1. Charge collection mechanism by drift and deep submicron CMOS
for radiation tolerance
If the signal charge is collected by diffusion no directed force is
acting on the charge carriers: they “bounce around” and ultimately
get collected on a charge collection electrode. When the signal
charge is collected by drift, an electric ﬁeld pushes the charge
carriers to the electrodes. This strongly reduces the charge collec-
tion time and hence the probability for signal charge to be captured
by radiation-induced defects or traps and be lost for readout,
therefore achieving better radiation tolerance. Traditional MAPS
collect charge primarily by diffusion, and do not tolerate ﬂuences in
excess of 1012–1013 neutrons per square cm, and exhibit already
signiﬁcant performance degradation at lower ﬂuences. Recently
some MAPS devices with a higher radiation tolerance have been
reported with a higher resistivity epitaxial layer for which the drift
component in the charge collection is more important [4].
The charge collection mechanism also inﬂuences cluster size,
much larger for collection by diffusion [6], strongly affecting
performance: dividing the charge over more pixels reduces the
effective signal-to-noise ratio and all parameters depending on it.
Information from a larger number of pixels for a single particle hit
also directly impacts the architecture and requires more memory
space or dedicated cluster processing circuitry to combine and
reduce cluster data before storage.
Apart from the non-ionizing radiation, the inner layers of
future detector upgrades will be exposed also to a very severe
ionizing radiation environment (up to several hundred Mrad),
typically affecting the CMOS readout circuitry more than the
sensor. This will favor smaller linewidth technologies with thinner
gate oxides. Already in the early eighties, tests [7] demonstrated
signiﬁcantly improved radiation tolerance for very thin oxides.
This was conﬁrmed for MOS transistors when they became
available with these thin oxides more than a decade later [8].
Now it is common knowledge that transistors of commercial deep
submicron CMOS technologies withstand very signiﬁcant total
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ionizing doses although this fact needs systematic veriﬁcation.
For instance, in [9] the PMOS of minimum size shows signiﬁ-
cant current drive degradation which cannot be attributed to its
radiation induced threshold voltage shift alone.
1.2. Low power consumption to reduce the material budget
Copper cables to bring in the power for the inner layers and
cooling to extract it represent very substantial fractions of the total
material budget in all LHC experiments. In the zone between
barrel and endcaps, cooling pipes and cables cause an undesirable
peak of 1.5 to 2 radiation lengths for both CMS [10] and ATLAS [11].
Future detector upgrades should disentangle more complex events
with more functionality and have less material therefore pushing
for lower power consumption and enhanced performance at the
same time.
At the LHC silicon trackers consume about 20 mW/cm2 and
pixel detectors several hundred mW/cm2. The analog power
consumption often represents a signiﬁcant fraction of this and is
determined by the required signal-to-noise ratio for a given
bandwidth. For instance, in ATLAS the analog and digital power
consumption are 80 and 60 mW for the pixel front-end chip FEI3
[12] and 200 and 120 mW for the strip front-end chip ABCD [13].
It can be shown [1] assuming the noise is dominated by the
thermal noise of the input transistor, that for constant signal to
noise ratio at a certain bandwidth, or for equivalent analog
performance, the analog power consumption P is related to the
signal charge over capacitance ratio as follows:
P  Q
C
 m
with 2rmr4
This makes Q/C the key parameter to reduce analog power
consumption: for equivalent analog performance a factor 2 gain
in Q/C allows an analog power reduction of at least a factor 4!
m equals 2 if the input transistor is in weak inversion, or 4 for strong
inversion. Usually m will be closer to 2 as weak inversion maximizes
transistor performance for a given current.
Monolithic detectors can reduce the input capacitance to
extremely low levels, but typically collect charge over a few tens
of microns or an order of magnitude less than the few hundred
microns in traditional hybrid detectors. Therefore to improve Q/C
and analog power consumption beyond what is achieved in hybrid
detectors, the input capacitance in monolithic detectors needs to
be reduced by more than an order of magnitude to a few fF or less.
This is possible but requires a small collection electrode, which has
to collect signal charge by drift over the full pixel area. This is the
device design challenge discussed below.
2. Device design
For the most stringent environments of HEP, monolithic detec-
tors need to collect charge by drift onto a collection electrode
without losing charge elsewhere in the pixel and maximize Q/C
without the need of exotic processing steps. This implies max-
imizing the thickness of the sensitive layer to maximize Q and
applying reverse bias to fully and uniformly deplete this sensitive
layer which will also contribute to minimizing C. Traditional MAPS
typically do not satisfy these requirements, but are a good starting
point.
2.1. Starting point: the Monolithic Active Pixel Sensor or MAPS
Figs. 1 and 2 show a typical cross-section and readout circuit for
a MAPS detector [4,14]. An nwell on a p-type epitaxial layer
collects the signal charge generated by the impact of an ionizing
particle. The epitaxial layer remains largely undepleted (in the
ﬁgure the depletion layer is located in between the two dashed
lines) and signal charge is primarily collected by diffusion, result-
ing in limited radiation tolerance and a slow signal as explained
earlier. The NMOS transistors are placed in a pwell, which shields
the source and drain junctions from the epitaxial layer. This is
essential because otherwise these nþ sources and drains would
act as collection electrodes and would prevent the nwell from
collecting all the signal charge.
The in-pixel readout circuitry is very simple: the example in
Fig. 2 is the commonly used three transistor structure, where the
input transistor is connected with its gate to the detecting diode
(nwell in p-type epitaxial layer). A row select line controls a
second transistor to select which pixel row drives the column
output lines, and a reset line controls the third transistor to reset
the pixel. Such pixel is operated using the “rolling shutter” read-
out: a pixel row is reset ﬁrst, then read out a ﬁrst time to store the
baseline of the signal, and a second time after one has cycled over
all rows. Any signal collected in the mean time, the integration
time, can be obtained by subtracting the two readout values.
Important here is the correlated double sampling to eliminate the
reset or kTC noise. Different variants of the “rolling shutter” exist,
and offer a very simple and small in-pixel circuit, limited to NMOS
transistors only. Of course sometimes MAPS contain more complex
circuitry [15] or offer increased radiation tolerance due the
increase of the drift component in the charge collection [4].
An Nwell hosting PMOS transistors normally competes with the
Nwell collection electrode for collecting the signal charge. To avoid
this, a deep Pwell (Fig. 3) in the P-type substrate can shield an
Nwell from the epitaxial layer or substrate, and prevent it from
collecting signal charge, therefore allowing the use of full com-
plementary CMOS in the pixel [15]. This solution has also been
adopted for the ALICE Inner Tracking System Upgrade [16,17].
Extremely small collection electrodes can yield very favorable
values for Q/C, but reaching full depletion underneath the pwell
or the deep pwell is difﬁcult, unless the pwell area is kept small
with respect to the total pixel area. Therefore signiﬁcant radiation
tolerance can only be obtained for very simple and small area
in-pixel circuitry.
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Fig. 1. Cross-section of a MAPS detector.
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Fig. 2. Three-transistor circuit for rolling shutter readout of a MAPS detector.
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2.2. Multiple collection electrodes per pixel
Making larger pixels with multiple collection electrodes per
pixel can reduce the fraction of the pixel area occupied by circuitry
and help to better deplete the epitaxial layer, but the capacitance of
these multiple collection electrodes connected together will be
much larger than that of a single collection electrode. Maintaining a
front-end for each of the collection electrodes conserves the input
capacitance but multiplies the power consumption by the number
of collection electrodes per pixel. Due to the strong dependence of
analog power consumption on Q/C, the power penalty will still be
less than for one front end for the multiple collection electrodes
connected together. The digital power to combine the binary
outputs of the multiple front ends depends on the hit rate and will
usually be much smaller than the analog power for one front end
for the multiple collection electrodes connected together. As an
example, if an “or” of eight 50 μm50 μm pixels is considered to
obtain an effective 400 μm50 μm pixel, with an average hit rate
for the large pixel of 400 kHz (1% occupancy at 40 MHz), the digital
power will be the power to toggle the 400 μm long line at 400 kHz:
at 0.2 fF/μm its capacitance is 80 fF, and assuming for simplicity
a power supply of 1 V, one obtains 32 nW at 400 kHz. To what
extent this approach reduces the fraction of the pixel area occupied
by circuitry and provides better depletion, depends on the area
occupied by the front end.
2.3. Circuit inside the collection electrode
Placing the readout circuitry inside the collection electrode also
avoids loss of signal charge in the circuitry, but degrades input
capacitance and hence Q/C, and also presents the risk of coupling
circuit signals into the input. This approach has been proposed for
“smart diode arrays” or SDAs [18] containing sensor and only front
end or its ﬁrst stage, and which are connected to or couple
capacitively into a separate readout chip. This keeps the circuit
in the collection electrode simple and yields lower cost and more
radiation tolerant sensors than standard high resistivity sensors
but still requires two chips instead of one. Placing the readout
circuitry in the collection electrode was also done in the LePIX
project [6,19,20].
2.4. Moving the sensor junction to the backside
Placing readout circuitry in a well of opposite type as the
substrate, moving the junction to the backside and using a collec-
tion electrode of the same type as the substrate, moves the high
ﬁeld region to the backside, so that only a few volts on the well are
needed to deﬂect signal charge to the collection electrode [21]. Full
substrate depletion is necessary to isolate the collection electrodes.
This works, but requires patterning and processing both sides of the
wafer to properly terminate the backside junction, a very signiﬁcant
limitation to access standard foundries. Unless a traditional triple
well is used, MOS circuitry is limited to one transistor type only.
2.5. Silicon On Insulator or SOI
Silicon on insulator or SOI separates the silicon layer in which
the circuit is placed from the high resistivity substrate containing
the sensor, and only allows the collection electrode to collect
signal charge. One impressive development [22] demonstrated
good performance in a particle beam [23]. Further work is planned
to improve the radiation tolerance, lower due to accumulation of
radiation induced charge in the buried oxide.
2.6. Device challenge: high-voltage CMOS or MAPS technologies?
High voltage CMOS technologies offer, apart from the high
voltage transistors not essential for high energy physics, high
voltage diodes, but often the extension of the depletion is limited
even at high voltage. Some MAPS technologies offer equally high
or higher resistivity epitaxial layers [17,24], and hence similar high
voltage diodes. Both technologies therefore have potential for the
most stringent applications in high energy physics. Which tech-
nology is chosen will depend on how much depletion can be
reached, on availability and cost, whether stitching (a lithography
technique using multiple exposures to obtain chips larger than the
maximum ﬁeld size for a single exposure) is offered or not, etc.,
but the device challenge just discussed needs to be addressed.
Placing the junction on the backside of the wafer requires patter-
ning on both sides of the wafer incompatible with standard CMOS
processing. More conventional approaches for the moment require
very simple in-pixel circuitry. This is in contrast with the trend in
present hybrid pixel detectors where advanced CMOS technologies
have allowed the in-pixel circuit to become more and more
complex. Further work on readout circuitry and architectures is
therefore necessary. This is further discussed in the next section.
3. Perspectives for low power using monolithic detectors
There are four main contributors to the power for a silicon
detector: the power in the sensor which can be signiﬁcant after
irradiation, the analog power, the power required by the digital
circuitry, and the power required to drive the data off-chip and off-
detector. Monolithic detectors provide interesting perspectives for
the ﬁrst two, architectures simplifying the in-pixel circuitry may
also provide low digital power consumption, and in future high
energy physics experiments the power required to transmit the
data off-chip and off-detector may ultimately become dominant.
3.1. Sensor power consumption
Displacement damage in silicon detectors yields larger leakage
currents, changes in effective doping and enhanced trapping of
signal charge. Traditionally increased reverse bias (1000 V) and
cooling well below 0 1C have been used to maintain detector
functionality up to high ﬂuences (1015 neq/cm2 or higher). Expected
ﬂuences for the inner layers of future LHC detector upgrades are
even higher, pushing towards lower sensor thicknesses to contain
reverse bias and sensor power consumption after irradiation. 3D
sensors [5] allow full depletion at a reverse bias below 50 V prior to
irradiation, and full functionality up to extreme ﬂuences below
200 V. A 3 mW/cm2 power consumption of such sensors at 10 1C
after a ﬂuence of 1015 neq/cm2 has been reported [25], increasing to
120 mW/cm2 after 1016 neq/cm2 and to several hundred mW/cm2
beyond that. These excellent values have lead to the adoption of this
solution for part of the IBL pixel upgrade in ATLAS [26]. 3D sensors
Deep Pwell
Pwell
P-substrate
Nwell
Nwell
Collection 
Electrode
Pwell Nwell
P-epitaxial layer
Fig. 3. A deep Pwell can shield the Nwell from the sensor and allow full CMOS in
the pixel.
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collect signal charge from the full thickness of the substrate, and
hence conserve signal size, but the obtained result illustrates that a
smaller distance between the electrodes used to deplete the
sensitive layer enhances radiation tolerance and lowers post-rad
power consumption. Monolithic sensors can exploit the smaller
signals from thin epitaxial layers of a few tens of microns thick. If
charge is collected by drift from a thin depletion layer radiation
tolerance can be quite high with reasonable post-rad power
consumption. This has already been demonstrated with sensors
implemented in high voltage CMOS technologies [18].
3.2. Analog power consumption
The motivation to optimize Q/C as discussed in Section 1 is lower
power consumption for the same analog performance. The thermal
noise for a transistor biased at 100 nA in weak inversion is about
450 μV for a 40 MHz bandwidth. High-resistivity (41 kΩ cm)
20 μm thick epitaxial layers are available, e.g. [24], and an input
capacitance of a few fF can be achieved. These values were shown
[1] to yield a Q/C of approximately 50 mV with S/N in excess of 100.
This illustrates that from a noise for a given bandwidth point of
view a particle impact can yield a sufﬁciently large signal on the
collection electrode to obtain good S/N, and that power densities
comparable to present day pixel (100 mW/cm2) and strip detectors
(10 mW/cm2) could be reached using 100 nA/pixel with a 10 μm or
30 μm pixel pitch, but at much better granularity and in the case of
strips much better S/N. All this is due to the difference in Q/C: in the
ATLAS pixel detector [11] with a sensor capacitance of 400 fF Q/C is
less than 10 mV, and in strip detectors Q/C is often below 1 mV (e.g.
4 fC/20 pF¼0.2 mV for 20 cm long strips on a 300 μm thick sensor).
Noise for a given bandwidth is not the only consideration, circuit
speed is also determined by slew rate. In weak inversion with the
several tens of mV at the input of a single pixel reached now, the
current excursion of the input transistor is at least comparable to the
standby current. A 100 nA current excursion maybe not be sufﬁcient
for a 25 ns time resolution, necessary to separate particles in
adjacent bunch-crossings for ATLAS and CMS upgrades, but 1 μA
is. A standby current of 1 μA in a 20 by 20 μm pixel corresponds to
250 mA/cm2, too large to replace strips by such pixels. Improving
Q/C would allow a lower standby current for the same current
excursion. If the Q/C would improve to several hundred mV on a
single pixel, this could ‘turn on’ the input transistor and make plenty
of current available only when a high energy particle traverses. This
is illustrated in Fig. 4 for an example transistor where approximately
300 mV is required to change the drain current from a standby
current of 1 nA to a current of 1 μA. Such values for Q/C practically
yielding a digital signal from a high energy particle impact have not
been reached yet, but are not completely out of reach. For the ALICE
upgrade [17] the improvement between two generations of test
chips (Explorer0 and Explorer1) was a factor 1.6 and a Q/C of about
100 mV was reached divided over a few pixels. Since analog power
consumption was kept the same for both generations, this improved
analog performance and made the detector fully efﬁcient for much
larger threshold to noise ratios. Increasing the thickness of the
epitaxial layer from 20 to 40 μm would yield a factor of 2 in Q, and
an additional factor could come from a reduction in equivalent input
capacitance. Full depletion of the epitaxial layer would also help as it
would reduce the cluster size and divide the signal charge over
fewer pixels, but it may be necessary to collect the signal sufﬁciently
fast to obtain 25 ns timing resolution.
3.3. Digital architecture and power consumption
Circuit architecture is the key to lower digital power consump-
tion, necessary to fully beneﬁt from an analog power reduction.
In general the activity of the circuit needs to be minimized.
Distributing the clock to every pixel may not be desirable as
switching a clock tree of a few nF/cm2 at 40 MHz would require
several tens of mW/cm2.
The ALICE upgrade [17] uses a data-driven readout with a 20 nA
front end with ampliﬁer and discriminator in each pixel combined
with a priority encoder, which sequentially provides the addresses
of all hit pixels in the area covered by the encoder. This solution,
also in principle applicable to ATLAS and CMS, provides very low
power consumption as digital activity is only initiated by a particle
hit, but the circuit occupies a large fraction of the pixel area,
resulting as explained earlier in radiation tolerance sufﬁcient for
ALICE (1013 neq/cm2) but not for detector upgrades in ATLAS and
CMS. A rolling shutter architecture yields a much smaller circuit
area, but is not applicable to ATLAS and CMS.
New circuit architectures are required to yield adequate perfor-
mance combined with a small area for the in-pixel circuit. In [27]
pixel outputs are put into a wired OR conﬁguration and transfer x
and y coordinate to the periphery. This drastically reduces the
number of lines and complexity of the in-pixel circuit as this
practically transforms the pixel sensor into a strip-like sensor with
two perpendicular strip layers, but yields an ambiguity problem in
case of multiple particle hits.
If more than two projections are introduced, which all satisfy an
orthogonality condition [6] (hence the name orthopix) to maximize
the information content, the ambiguity problem can be minimized.
Simulations using realistic cluster data indicate a 512512 pixel
matrix with 20 μm20 μm pixels (covering about 1 cm2) could
reconstruct 99.5% of the particles without ambiguity for about 20
particle hits per event in 1 cm2 (Note that there is no inefﬁciency, all
hits will be detected, but in 0.5% of the cases the ambiguity cannot
be resolved using only one detector plane). 20 particles/cm2 is lower
than required for the very inner layers in ATLAS and CMS, but it
would be sufﬁcient to deal with occupancies in the tracker. The
512512 pixel outputs are reduced by the projections to 4512
signals, or by a factor of 128. Segmenting the pixel matrix in smaller
submatrices would reduce the reduction factor and hence the
power beneﬁt, but it would allow the circuit to deal with occupan-
cies higher than 20 particle hits per event and per cm2.
Data-driven readout and a drastic reduction of the number of
signals to be treated are examples which offer interesting per-
spectives, but in general more work on circuit and architecture is
needed to reduce digital power consumption and proﬁt maximally
from the analog power reduction.
3.4. Power for data transmission
Transmitting particle hit information requires a certain data
volume independent of the detector type, and optimization to
1.E-13
1.E-12
1.E-11
1.E-10
1.E-09
1.E-08
1.E-07
1.E-06
1.E-05
1.E-04
1.E-03
1.E-02
1.E-01
-0.40 0.05 0.50 0.95 1.40 1.85 2.30 
Id
 (A
) (
lo
g 
sc
al
e)
Vgs (V) 
Ion
Ioff
Exp(          )
nkT/q
Vgs
Weak inversion
Strong inversion
~300 mV
Fig. 4. Log(Id) vs Vgs for an example transistor, 300 mV are necessary to increase
the current by a factor 1000.
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reduce the power per transmitted bit. Recently developed serial-
izing transmitters for commercial applications now consume only
a few mW/Gb/s for rates at several tens of Gb/s, e.g. [28,29].
Assuming 200 particle hits/cm2 per triggered event for the inner
layers and a 100 kHz ﬁrst level trigger rate and about 30 bits of
information per particle hit, a bandwidth of about 600 Mb/s/cm2 is
obtained, which would then correspond to a power consumption
of only a few mW/cm2. In high energy physics power for data
transmission is currently more than an order of magnitude higher,
because transmitters and serializers have to be robust against
single event upsets leading to triplicated logic, redundancy and
higher capacitance on critical nodes, and therefore increased
power consumption [30,31]. Radiation tolerant components trans-
forming the electrical signal into an optical signal, like lasers,
typically require drive currents up to several tens of mA, which
often have to be increased after irradiation to compensate for
radiation damage [32]. If analog and digital power consumption
reduce to a few tens of mW/cm2 using a combination of mono-
lithic detectors and innovative architectures, power for data
transmission off-chip and off-detector may very well become
dominant unless the power-performance combination obtained
in recent developments for commercial applications is also
achieved in high energy physics.
4. Conclusions
Monolithic detectors are installed only in two high energy
physics experiments (Belle-II and STAR). They are the baseline
option the Inner Tracker Upgrade in ALICE, considered for CMS
pixels, and for ATLAS pixels as a sensor with integrated ﬁrst
ampliﬁcation stage. The extreme radiation levels in ATLAS and
CMS require collection by drift and uniform depletion. To match or
improve present power consumption requires optimization of Q/C
and an appropriate architecture. Monolithic detectors can achieve
sufﬁcient Q/C and even carry the promise to practically eliminate
analog power consumption, but combining sufﬁcient Q/C, collec-
tion by drift, and integration of fast readout circuitry within the
pixel remains a challenge both for high voltage CMOS and CMOS
imaging technologies. Unless more exotic process steps are used,
very simple in-pixel circuitry is needed to combine full depletion
with sufﬁcient Q/C. Some promising ﬁrst results have been
obtained, but more work on architectures is needed to achieve
this. If successful, power consumption for data transmission may
well become dominant. At the time of LHC detector construction
monolithic detectors were not yet ready, but they might be for
some of the upgrades and pave the way to low power, very light
inner detectors.
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